Hsiuping University of Science and Technology Institutional Repository : Item 310993100/1745
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 4343/7642
Visitors : 3978016      Online Users : 966
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
LoginUploadHelpAboutAdminister

Please use this identifier to cite or link to this item: http://ir.hust.edu.tw/dspace/handle/310993100/1745

Title: 第二代超高速DDR記憶體控制電路之研究
Authors: 余建政
Contributors: 修平技術學院電機工程系
Date: 2004-11-01
Issue Date: 2009-10-28T03:48:24Z
Abstract: 計畫編號:NSC92-2622-E164-008-CC3;研究期間:200312~200411
Appears in Collections:[Department of Electrical Engineering & Graduate Institute] Research Project

Files in This Item:

There are no files associated with this item.

All items in HUSTIR are protected by copyright, with all rights reserved.

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback