Hsiuping University of Science and Technology Institutional Repository : Items for Author
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 4343/7642
Visitors : 3972900      Online Users : 904
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
LoginUploadHelpAboutAdminister

Category

Loading community tree, please wait....

Year

Loading year class tree, please wait....

Items for Author "M. C. Shiau" 

Return to Browse by Author
Sorting by Title Sort by Date

Showing 10 items.

CollectionDateTitleAuthors
[電機工程系(含碩士班)] 期刊論文 2004-03 BJT peak voltage detector M. C. Shiau
[電機工程系(含碩士班)] 期刊論文 2003-12 Peak voltage detector with leakage current compensation M. C. Shiau
[電機工程系(含碩士班)] 期刊論文 2000-03 Design of the sense amplifier circuit for Read Only Memory M. C. Shiau
[電機工程系(含碩士班)] 期刊論文 1999-08 A low noise design for output buffer circuit M. C. Shiau
[電機工程系(含碩士班)] 期刊論文 1999-03 The signal delay in interconnection lines considering the effects of small-geometry CMOS inverters M. C. Shiau; C. Y. Wu
[電機工程系(含碩士班)] 期刊論文 1999-02 Design of the novel input buffer circuits M. C. Shiau
[電子工程系] 期刊論文 1999-02 Design of the Novel Input Buffer Circuits H. Z. Chen; M. C. Shiau
[電機工程系(含碩士班)] 期刊論文 1993-12 Power dissipation models and performance improvement techniques for CMOS inverters with RC line and tree interconnections M. C. Shiau; H. C. Tang
[電機工程系(含碩士班)] 期刊論文 1990-10 Delay models and speed improvement techniques for RC tree interconnections among small-geometry CMOS inverters C. Y. Wu; M. C. Shiau
[電機工程系(含碩士班)] 期刊論文 1990-09 General and efficient timing models for CMOS AND-OR-INVERTER and OR-AND-INVERTER gates C. Y. Wu; M. C. Shiau

 


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback